A 2.6-mW 4-b 4.8-GS/s Dual-Edges-Triggered Time-Based Flash ADC
نویسندگان
چکیده
منابع مشابه
A 2.6-mW 4-b 4.8-GS/s Dual-Edges-Triggered Time-Based Flash ADC
This paper proposes a 4-b 5-GS/s time-based flash ADC in 45-nm digital CMOS technology, which utilizes both rising and falling edges of the clock for sampling and quantiza-tion. A dual-edge-triggered scheme reduces the dynamic power consumption of a voltage-to-time converter and the clock buffers by half. We doubled both the reset and the available regeneration times by interleaving the time co...
متن کاملA sub-mW pulse-based 5-bit flash ADC with a time-domain fully-digital reference ladder
The concept of time-domain reference-ladder for the implementation of fully-digital flash-ADCs is proposed in this work. The complete reference ladder is implemented using only digital circuits. Based on this concept, a flash ADC is proposed and implemented in this work using digital circuits, one comparator and a customized sample-and-ramp circuit. An unconventional time-to-digital conversion ...
متن کاملLow Power Flash ADC
In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes less power i n a commercial 90n...
متن کامل2, 4 Bit Flash Adc Using Tiq Comparator
With the advancement of technology, data converters are widely used in modern communication and digital signal processing. ADCs are basic building blocks in many applications including storage systems, optical communication, radar communication, instrumentation and high-speed serial data links[1]. Different categories of ADC architectures are available based on their speed, resolution and power...
متن کاملA Compact Charge-Based 4-Bit Flash ADC Circuit Architecture for ANN Applications
A charge-based flash analog digital converter (ADC) circuit architecture is presented, which can be used in various artificial neural network (ANN) applications where compactness and high conversion speed are critical. The 4-bit $'& KDV EHHQ UHDOL]HG ZLWK P GRXEOH SRO\ SURFHVV DQG tested, confirming its linearity over the full range and a conversion speed of 10 Msamples / s. Introduction : The ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2017
ISSN: 2321-9653
DOI: 10.22214/ijraset.2017.8338